



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.nspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/385,666	08/26/1999	ROBERTO SUAYA	002282.P066	9500
75	590 05/16/2003			
KLARQUIST, SPARKMAN, CAMPBELL, LEIGH & WHINSTON, LLP ONE WORLD TRADE CENTER, SUITE 1600 121 S.W. SALMON STREET PORTLAND, OR 97204			EXAMINER	
			PHAN, THAI Q	
			ART UNIT	PAPER NUMBER
, , ,			2123	14
			DATE MAILED: 05/16/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. Applicant(s) 09/385,666

Suaya And Gabillet

Examiner

Thai Phan

Art Unit

		mar nai				
	- The MAILING DATE of this communication appears	on the cover sheet with the corres	pondence address			
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the						
realing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status	,					
1) 🔯	Responsive to communication(s) filed on <u>Feb. 19,</u>	2003	·			
2a) 💢	This action is FINAL. 2b) This action is non-final.					
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11; 453 O.G. 213.						
Disp sit	Disp sition of Claims					
4) 💢	Claim(s) <u>15-57</u>	is/ard	e pending in the application.			
4	a) Of the above, claim(s)	is/aı	re withdrawn from consideration.			
5) 🗆	Claim(s)		is/are allowed.			
6) 💢	Claim(s) <u>15-57</u>		is/are rejected.			
7) 🗆	Claim(s)		is/are objected to.			
8) 🗆	Claims	are subject to restri	ction and/or election requirement.			
Application Papers						
9) The specification is objected to by the Examiner.						
10)	The drawing(s) filed on is/ar	e a) ☐ accepted or b)☐ object	ed to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) □ All b) □ Some* c) □ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). *See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).						
a) The translation of the foreign language provisional application has been received.						
15) Acknowledgement is made f a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
1) 🗌 N	otice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper	or No(s)			
21 🗌 N	otice of Draftsperson's Patent Drawing Review (PTO-948)	5) Notice of Informal Patent Application	n (PTO-152)			
3) 🗌 tr	nformation Disclosure Statement(s) (PTO-1449) Paper No(s).	6) Other:				

Art Unit: 2123

DETAILED ACTION

This Office Action is in response to applicants' amendment filed on Feb. 19, 2003.

Claims 15-57 are pending in this Office action.

Drawings

1. Acknowledgment has been made for drawing correction changes.

Information Disclosure Statement

2. The information disclosure statement filed 02/19/2003 has been considered.

Specification

3. It is noted that this application appears to refer subject matter disclosed in prior copending Applications No. 09/052,895 and 09/052,915, filed Mar. 31, 1998. The current status of all nonprovisional parent applications referenced should be included.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in-

(1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published

Art Unit: 2123

under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes

of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).

Claims 15-57 are rejected under 35 U.S.C. 102(e) as being anticipated by Chen, James, 5. US patent no. 6,414,498 B2.

As per claim 15, Chen anticipates method and system for measuring cross-coupling capacitances in an integrated circuits with feature limitations as claimed (Summary of the Invention). According to Chen, the measurement method includes steps of providing at least first and second wires in a wire interconnection structure (col. 3, lines 10-30), charging interconnect wiring to a predetermined voltage by charging means (col. 3, lines 59-65), performing a first measurement associated with a capacitance of the first wire (col. 5, lines 3559), charging the second wire to the predetermined voltage, recharging the first wire to the predetermined voltage, performing a second measurement associated with a capacitance of the first wire, and calculating a charge difference between the first and second measurement due to charge induced on the target interconnect to determine the cross-coupling capacitance between the first and second wire as claimed (Background of the Invention, col. 5, line 35 to col. 7, line 33).

As per claim 16. Chen anticipates coupling series transistor with configuration as claimed (Fig. 1).

As per claim 17, Chen anticipates applying periodic signals to the transistor gates as FINE COMES NOTE & CHART TOTAL TOTAL TOTAL CONTROL CONTROL claimed (Fig. 1).

Art Unit: 2123

As per claim 18, Chen anticipates applied signals are periodic and synchronous or not simultaneous (col. 5, line 48 to col. 6, line 55).

As per claim 19, Chen anticipates charging and discharging interconnection wires in order.

As per claim 20, Chen anticipates measuring cross-coupling capacitances for multiple wire interconnections.

As per claims 21-22, Chen anticipates means for measuring cross coupling capacitances for multiple neighbor wires and using the same measurement techniques for wire neighbor.

As per claim 23, Chen uses transistors in conjunction with transmission wire for measurement.

As per claims 24-25, Chen anticipates capacitance measurement for wires in multilayer integrated circuit, repeating the measurement over a number of cycle over a timing diagram to compute a correct measurement (cols. 5-6).

As per claims 26 and 27, Chen anticipates measuring charge and current for capacitance measurement.

As per claims 28-31, Chen anticipates logic inverter connected between transmission wires for the test interconnect charging circuit (Fig. 1, block (117)).

As per claim 32, Chen anticipates charging mechanism as claimed for capacitance measurement, namely, charging transmission wire for a cycle time period, discharging for other time cycle, measuring rate of discharging and coupling capacitance (col. 5, lin 35 to col. 7;

Art Unit: 2123

As per claims 33-34, Chen anticipates transistor in conjunction with transmission wires and effect of neighbor wires in capacitance measure.

As per claim 35, Chen anticipates method and system for measuring cross-coupling capacitances in an integrated circuits with feature limitations as claimed (Summary of the Invention). According to Chen, the measurement method includes means for providing a first and second transistors coupled in series (Fig. 1), means for providing at least first and second wires in a wire interconnection structure (col. 3, lines 10-30), charging interconnect wiring to a predetermined voltage by charging means (col. 3, lines 59-65), performing a first measurement associated with a capacitance of the first wire (col. 5, lines 35-59), charging the second wire to the predetermined voltage, recharging the first wire to the predetermined voltage, performing a second measurement associated with a capacitance of the first wire, and calculating a difference between the first and second measurement (substraction) due to charge induced or relative charge induced on the target interconnect to determine the cross-coupling capacitance between the first and second wire as claimed (Background of the Invention, col. 5, line 35 to col. 7, line 33).

As per claim 36, Chen anticipates low/high logic values feature as claimed.

As per claims 37-38, Chen anticipates a logic coupled to the interconnection wires such logic including inverter, gates, etc. as claimed (Fig. 1).

As per claims 39-41, Chen anticipates the claimed limitations for measurement of cross-coupling capacitance.

As per claim 42, Chen anticipates ammeter for measuring cross-coupling capacitances-

Art Unit: 2123

As per claim 43, Chen anticipates measurement of cross-coupling capacitance for multiple neighbor wires to the first wire.

As per claim 44, Chen anticipates means for measuring cross coupling capacitances for multiple neighbor wires and using the same measurement techniques for wire neighbor.

As per claims 45-46, Chen anticipates capacitance measurement for wires in multilayer integrated circuit, repeating the measurement over a number of cycle over a timing diagram to compute a correct measurement and the measurement is accomplished with library element or with measurement tools (cols. 5-6).

As per claim 47, Chen anticipates method and system for measuring cross-coupling capacitances in an integrated circuits with feature limitations as claimed (Summary of the Invention). According to Chen, the measurement method includes means for providing a first and second transistors coupled in series (Fig. 1), means for providing at least first and second wires in a wire interconnection structure (col. 3, lines 10-30), charging interconnect wiring to a predetermined voltage by charging means (col. 3, lines 59-65), performing a first measurement associated with a capacitance of the first wire (col. 5, lines 3559), charging the second wire to the predetermined voltage, recharging the first wire to the predetermined voltage, performing a second measurement associated with a capacitance of the first wire, and calculating a charge difference or relative charge induced on the target interconnect (col. 6, lines 22-56, for example) between the first and second measurement to determine the cross-coupling capacitance of the interconnect wires claimed (Background of the Invention, col. 5, line 35 to col. 7, line 33).

Art Unit: 2123

As per claims 48-50, Chen anticipates such feature limitations for cross-coupling capacitance measurement.

As per claim 51, Chen anticipates method and system for measuring cross-coupling capacitances in an integrated circuits with feature limitations as claimed (Summary of the Invention). According to Chen, the measurement method includes means for providing a first and second transistors coupled in series (Fig. 1), means for providing at least first and second wires in a wire interconnection structure (col. 3, lines 10-30), charging interconnect wiring to a predetermined voltage by charging means (col. 3, lines 59-65), performing a first measurement associated with a capacitance of the first wire (col. 5, lines 35-59), charging the second wire to the predetermined voltage, recharging the first wire to the predetermined voltage, performing a second measurement associated with a capacitance of the first wire, and calculating a difference between the first and second measurement (substraction) to determine the cross-coupling capacitance between the first and second wire as claimed (Background of the Invention, col. 5, line 35 to col. 7, line 33).

As per claim 52, Chen anticipates ammeter being used to measure current for capacitance measurement.

As per claims 53-54, Chen anticipates cross-coupling capacitance in multiple neighbor wires or interconnection wires.

As per claim 55, Chen anticipates multilayer interconnection in an integrated circuit under capacitance measurement.

Art Unit: 2123

As per claim 56, Chen anticipates inverter in conjunction with interconnection wires for capacitance measurement (Fig. 1, cols. 4-6).

As per claim 57, Chen anticipates timing for charging and transistors are not activated simultaneously as claimed (cols. 5-6).

Response to Arguments

6. Applicant's arguments filed Feb. 19, 2003 have been fully considered but they are not persuasive.

In response to applicants' argument Chen does not suggest taking two measurement associated with the capacitance with the capacitance of a single wire as cited in claim 15 (page 7, last paragraph to page 8, paragraph 1), the examiner would like to point out such argued feature is not well presented in the claim 15 because the claim is directed to cross-coupling capacitance between connection wires not the capacitance of a single wire as applicants argued herein.

In response to applicants' argument Chen fails to describe taking a first measurement associated with the first wire, taking a second measurement associated with the first wire, and measuring the cross-coupling capacitance by subtracting the two measurement as in claim 35 (page 8), the examiner disagrees with. Chen discloses method of measurement of cross-coupling capacitance in conductor wires (col. 5, lines 33-45). The measurement method according to Chen includes steps of taking a first measurement associated with a first wire (Fig. 3, col. 5, lines 35-42, for example), taking a second measurement associated with the first wire due to charge induced on the target interconnect (col. 6, lines 22-43), and measurement of charge difference or

Art Unit: 2123

relative charge between the target interconnect and the test interconnect during charging and discharging currents to measure the cross coupling capacitance of the target interconnect net (Fig. 3, col. 6, line 22 to col. 7, line 33, for example). Applicants also admitted Chen discloses method of measurement of cross coupling capacitance by measuring charge needed to charge the first wire in relative to charge on other wire as claimed (see page 12 in amended specification filed on May 21, 2001).

In response to applicants' argument Chen fails to disclose measurement of cross-coupling capacitance with limitations as in claim 47 (page 9, paragraph 1), the examiner disagrees with.

Chen discloses method of measurement of cross-coupling capacitance in conductor wires (col. 5, lines 33-45). The measurement method according to Chen includes steps of taking a first measurement associated with a first wire (Fig. 3, col. 5, lines 35-42, for example), taking a second measurement associated with the first wire due to charge induced on the target interconnect (col. 6, lines 22-43), and measurement of charge difference or relative charge between the target interconnect and the test interconnect during charging and discharging currents to measure the cross coupling capacitance of the target interconnect net (Fig. 3, col. 6, line 22 to col. 7, line 33, for example). Applicants also admitted Chen discloses method of measurement of cross coupling capacitance by measuring charge needed to charge the first wire in relative to other wire as claimed (see page 12 in amended specification filed on May 21, 2001).

Application/Control Number: 09/385,666 Page 10

Art Unit: 2123

Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time

policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR

1.136(a) will be calculated from the mailing date of the advisory action. In no event, however,

will the statutory period for reply expire later than SIX MONTHS from the mailing date of this

final action.

8. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Thai Phan whose telephone number is (703) 305-3812.

Any inquiry of a general nature or relating to the status of this application should be

directed to the Group receptionist whose telephone number is (703)305-3900.

Any response to this final action should be mailed to:

Box AF

Commissioner of Patents and Trademarks

Washington, D.C. 20231

Art Unit: 2123

or faxed to:

(703) 746-7238, (for Formal communications; please mark "EXPEDITED PROCEDURE"),

Or:

(703) 746-7239 (for Unofficial Fax communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

May 14, 2003

SAMUEL BRODA, ESQ.